Ideas & society2018 · shared on Hacker News
A 3.8 ps RMS time synchronization implemented in 20 nm FPGA
Explore A 3.8 ps RMS time synchronization implemented in 20 nm FPGA, its original source and Hacker News discussions. Discover community perspectives and save it to your reading list.
GO BEYOND THE ABSTRACT
The conversation around the idea.
Original Hacker News threads. Different perspectives, questions, and things worth thinking about.
Showing up to 100 related threads. A paper may appear in a comment rather than the original submission.
Ygodelmachine ·
A 3.8 ps RMS time synchronization implemented in 20 nm FPGA
2 points0 comments